·			
	Application No.	Applicant(s)	
	09/998,325	TANI ET AL.	
Notice of Allowability	Examiner	Art Unit	
	Nitin Patel	2673	
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS (herewith (or previously mailed), a Notice of Allowance (PTOL-85) of NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGOT THE Office or upon petition by the applicant. See 37 CFR 1.313	OR REMAINS) CLOSED in to or other appropriate commun GHTS. This application is su	this application. If not included lication will be mailed in due course. <b>THIS</b>	
1. $\square$ This communication is responsive to <u>07/30/2004</u> .			
2. $igtimes$ The allowed claim(s) is/are <u>10 and 12</u> .			
3. $igotimes$ The drawings filed on <u>03 December 2001</u> are accepted by t	he Examiner.		
4. ☑ Acknowledgment is made of a claim for foreign priority under a) ☑ All b) ☐ Some* c) ☐ None of the:  1. ☑ Certified copies of the priority documents have 2. ☐ Certified copies of the priority documents have 3. ☐ Copies of the certified copies of the priority documents have 3. ☐ Copies of the certified copies of the priority documents nature (PCT Rule 17.2(a)).  * Certified copies not received:  Applicant has THREE MONTHS FROM THE "MAILING DATE" of noted below. Failure to timely comply will result in ABANDONMETHIS THREE-MONTH PERIOD IS NOT EXTENDABLE.  5. ☐ A SUBSTITUTE OATH OR DECLARATION must be submit INFORMAL PATENT APPLICATION (PTO-152) which gives the CORRECTED DRAWINGS (as "replacement sheets") must (a) ☐ including changes required by the Notice of Draftsperson.	been received. been received in Application uments have been received i of this communication to file a ENT of this application.  tted. Note the attached EXAM is reason(s) why the oath or di	No in this national stage application from the reply complying with the requirements  MINER'S AMENDMENT or NOTICE OF declaration is deficient.	
1)  hereto or 2)  to Paper No./Mail Date  (b)  including changes required by the attached Examiner's Paper No./Mail Date  Identifying indicia such as the application number (see 37 CFR 1.8)	84(c)) should be written on the	drawings in the front (not the back) of	
each sheet. Replacement sheet(s) should be labeled as such in th	e header according to 37 CFR	1.121(d).	
<ol> <li>DEPOSIT OF and/or INFORMATION about the depos attached Examiner's comment regarding REQUIREMENT F</li> </ol>	IT OF BIOLOGICAL MATER OR THE DEPOSIT OF BIOL	RIAL must be submitted. Note the OGICAL MATERIAL.	
Attachment(s)	E   Nata attar		
<ol> <li>Notice of References Cited (PTO-892)</li> <li>D Notice of Draftperson's Patent Drawing Review (PTO-948)</li> </ol>		mal Patent Application (PTO-152)	
3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/08	Paper No./M	Paper No./Mail Date 7. Examiner's Amendment/Comment	
Paper No./Mail Date	_		
<ol> <li>Examiner's Comment Regarding Requirement for Deposit of Biological Material</li> </ol>		tatement of Reasons for Allowance	
of Biological Material	9. ☐ Other	Amre Mengistu	
		Primary Examiner	

U.S. Patent and Trademark Office PTOL-37 (Rev. 1-04) Application/Control Number: 09/998,325 Page 2

Art Unit: 2673

## **REASON FOR ALLOWANCE**

1. Claims 10,12 are allowed. Claims 1-9,11,13-24 have been cancelled.

2. The following is an examiner's statement of reason for allowance:

The prior art fails to teach or suggest a display control device having a display memory which is capable of storing display data for the display device and into which display data are written in a prescribed number of bits at a time, the display control device successively reading the display data out of the display memory and forming and supplying a drive signal to the display device, wherein the display memory includes: a memory array provided with a plurality of memory cells arranged in a matrix form; a plurality of word lines to which selection terminals for the memory cells are connected, a plurality of bit lines which are arranged in a direction to cross the word lines and to which data input/output nodes for the memory cells are connected, input transfer means and output transfer means being connected to the bit lines, data transferring by the input transfer means resulting in writing of data into the memory sells connected to a word line in a selected state, and data transferring by the output transfer means resulting in reading of data out of the memory cells connected to the word line in a selected state and a plurality of first data latch means capable of successively taking in the display data in the prescribed number of bits at a time and display data held by the first data latch means can be collectively transferred by the input transfer to the bit lines of the display memory of the number of bits of the display data taken into the first data latch means, wherein the data processing unit generates display data to be written into the display memory and sets information on their writing position, the display device

Art Unit: 2673

carries out displaying with a display drive signal read out of the display memory and formed by the display control device based on the display data and the display control device having a segment drive for generating signals for driving segment electrodes of the display device and a common electrode drive circuit for generating a signal for driving common electrodes of the display device is configured as a semiconductor chip from a semiconductor chip over which the display control device is formed and the common electrode drive circuit is configured of an element higher in withstand voltage than the elements constituting the display control device as claimed in claim 10.

The prior art fails to teach or suggest a display control device formed over a single semiconductor substrate having a memory for storing display data to be displayed on a liquid crystal panel; a k-bit first external terminal to which display data to be stored in the memory are supplied from a microprocessor; a plurality of second external terminals for outputting drive signals for driving the liquid crystal panel on the basis of m-bit read data from the memory; a first latch circuit connected between the input of the memory and the first external terminal and capable of storing m-bit display data; a transfer circuit for selecting, for each integral multiple of the k bits, display data of not more than the m bits (k\*n) in the first latch circuit and transferring them to bit lines of the memory and a second latch circuit provided between the transfer circuit and first latch circuit and capable of storing the m-bit display data, the second latch circuit outputting display data of the m bits (k\*n) to the transfer circuit as claimed in claim 12.

3. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably

Application/Control Number: 09/998,325 Page 4

Art Unit: 2673

accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Patel whose telephone number is 703-308-7024. The examiner can normally be reached on 8:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin H Shalwala can be reached on 703-305-4938. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NP

September 29, 2004

Amare Mengistu' Primary Examiner